A strategy for modeling spot defect induced faults by their corresponding boolean functions is developed. The presented strategy is based on the principle of local conduction path analysis. This way of modeling is much more general in the sense that all kinds of faults are unified by one concept, the boolean function. In this way testing related applications can be done efficiently and can maintain a high quality.
I Introduction
For the dominating MOS technology, it is known that faults induced by spot defects can no longer be modeled as conventional stuck-at faults. Moreover, the occurrence of a fault depends on the layout and on some defect conditions [1, 2, 3] . Many new fault models are suggested in order to supply a high quality test set, e.g. transistor stuck oped close faults, bridges, and opens in complex gates. However, such new fault classes are rather arbitrary and heuristic 141. ?b be more accurate and realistic, some methods presented in [4,5,61 suggest a dynamical modeling by extracting the faults from the physical layout of a design. The defects, which are conceptualized as extra and missing materials, are then systematically abstracted as node bridges and open line at the circuit level. But the large number of extracted faults and the variety of fault types may make it impractical to derive an efficient test strategy. Most of the test methods developed so far deal with each fault class separately [7, 8, 9 ,10,11,12,131. Moreover, most ofthese methods derive the tests basedonly on the circuit topology for which a circuit level fault simulation has to be performed in order to validate the tests[ 10,121. Definitely, this procedure is quite costly and inefficient. Therefore, it is essential to know the exact logic effects of defect induced faults and to model them at higher levels, e.g. logic level, before the test is generated. This paper concentrates on the logic analysis of defect induced faults for nMOS combinational circuits. Accurate logic effects of each fault are obtained by local circuit analysis. This analysis is achieved by only searching the faulty paths and, at the meantime, by taking into account the circuit parameters. From the analysis, each fault can be represented by its corresponding boolean function. By doing so, all different faults are accurately modeled by one concept, the boolean function. Therefore, testing related applications can be done at a high level. For instance, the faults can be collapsed by boolean manipulations, and the test patterns can be generated in a rather general manner by satisfying the boolean functions..Therefore the potential high quality and eficiency can be maintained.
II Preliminaries
The analyzed nMOS combinational circuit can be viewed as interconnecting nMOS blocks. Each block consists of a single depletion transistor as the pull-up part, and serialparallel connected enhancement transistgrs as the pulldown part. The node where these two parts are joined together is referred to as block output node. Each pull-down path is defined as a conduction path of the block, i.e. a series of connected transistors beginning from a block output node and ending in a Vss node.
into three types.
For the purpose of the analysis, the nodes are classified
all those nodes representing a primary input,Vdd, and Vss are defined as Z node.
any node representing a block output node is defined as a L node.
any node where just enhancement transistors' drain (source) are connected together is defined as a nL node. As mentioned before, the faults induced by defects are highly dependent on circuit layout styles and on defect conditions. % be general, it is assumed that a defect may occur anywhere in the layout and consequently all kinds of circuit faults can be induced. In this paper, the analysis is restricted only to catastrophic defects which cause either two different nodes to be bridged or a single line to be opened.
Referring to the previous node classification, the following types of bridges can be encountered: I-L, I-nL, nL-nL, L-L, and nL-L. That is, all possible bridges between different types of nodes. The open faults can happen on a nL node, a L node and in one of the terminals of a depletion transistor. For obvious reasons, the faults which involve primary inputs (except VddfVss)-nL, VddfVss)-L bridges) will not be analyzed. Further, only the static behavior is considered without dynamic analysis, the timing feature of each fault is not essential here.
It is known that when a defect is present various possible pull-up to pull-down resistances can be formed in a wrongly connected circuitll0l. If such a wrongly connected path needs to be activated, there may be an intermediate value between Vdd and Vss produced at output. This value can be interpreted as a logic 1 or 0. If the exact value of an intermediate output voltage can be computed and the logic threshold voltage of each block is known as well, then such a value can easily be interpreted as a logic 1 when it is bigger than the logic threshold voltage of the fanout blocks and, otherwise, as a logic 0. However, in practice both computations are not easy tasks. First ofall, it is hard to compute an intermediate output voltage, and in some situations it is almost impossible to know the exact value without running a circuit simulation. For instance, if a path contains a transistor with the gate bridged to the drain, it is difficult to predict the output voltage value. Imagine, both depletion transistor and enhancement transistors having all possible sizes and also the body effects becoming not a negligible factor. Secondly, the logic threshold voltage of each block is not a constant value. For a complex block its value varies in a range determined by the way in which the block is driven 1141. This situation makes the exact fault modeling at logic level very difficult.
Fortunately, several facts may make it still feasible. First of all, most of the bridge faults do create some unnecessary conduction paths, calledfaultypaths here. By using a simplified MOS transistor model, the voltage value at the outputs + L (logic node):
which results from these faulty paths can be predicted with sufficient accuracy, and furthermore, the computation can significantly be reduced. The proposed simplified MOS model is taken under the assumption that all the depletion transistors are in the saturated region (lVdcpl < Vdd-V, ) and that all the enhancement transistors are in the linear region (V,, -Vth > V, ) ,where V h p and Vth are the thresholdvoltage of a depletion transistor and an enhancement transistor respectively, and V& Vgs are the drain-source and gatesource voltages. Furthermore, the body effect is also neglected. Obviously, each depletion transistor is modeled as a current source, and each enhancement transistor as a resistor. The node voltage can easily be computed by solving linear equations for the selected paths.
Secondly, in most designs, though the size of the depletion transistor in each block can be different, the enhancement transistors in each block are usually sized in such a way that the equivalent pull-up to pull-down beta ratio of each path is the same. This beta ratio is also known as the beta ratio ofthe design. Another fact is that during testing usually only one conduction path is assumed to be active in order to propagate a fault. These two facts suggest that, for each block, the defined logic threshold. voltage can be used for comparison. Moreover, the defined logic threshold voltage is as the one of an inverter with an equivalent pull-up to pull-down beta ratio. In this paper, the notation KWrc is used for the defined logic threshold voltage of a design. In addition, for a correctly designed circuit the gain is usually very high near the region in the d-c transfer characteristic of each block. Under this assumption, an intermediate voltage input value can quickly converge to a value near either Vdd or Vss after it is propagated through several blocks. Eventually, after several blocks this voltage behaves as a logic 1 or 0. All of these facts make the fault modeling at the logic level be practical.
In the next sections, it will be shown how the faulty paths can properly be chosen for each type of fault and how their logic level can be determined by the following criterion: In the figures that are used for illustrations, each box represents a serial-parallel connected subcircuit of enhancement transistors. The subfunction of each box (sum of products of each serial-parallel connected enhancement transistor path) is represented by a boolean variable inside each box. The non-logic nodes are labeled by lower case letters (see a, b in Fig. la) . The logic nodes are represented by upper case letters which are also referred to as boolean variables representing the boolean function of the corresponding blocks. As an example, consider Fig.la . The fault-free boolean function of block F expressed in a complemented sum of products form is F =fl' G .f2 +f3 . Each bridge is indicated by a dashed line.
III Logic Manipulation of Bridges

Logic effects ofl-L b-es
For this type of bridge, only the VddWssi-L type is analyzed. Needless to say, their effects can be analyzed without searching any faulty paths. Assume the bridges between Vddwss) and G in Fig.la . Let us represent them as <Vdd, G> and <Vss, G>, respectively. Obviously, <Vdd, G> will cause T to be on, and <Vss, G> will force T to be off all the time. The faulty boolean functions are obtained simply by assigning a logic l(0) to the boolean variable G for the case of <Vdd, G> (<Vss, G>). Consequently, F becomes Only the VddWss)-nL type is considered. Assume now two bridges to be <Vss, a> and <Vdd, a> as in Fig.la . Consider first the bridge <Vss, a>. Since nodea is directlyconnected to Vss the states of all the transistors between a and Vsswill not affect F. So, iff1 = 1 , F will be driven to a logic 0 level.
Therefore the faulty function is obtained as
Consider now <Vdd, a>. The block F will be wrongly connected as it is shown in Fig.lb . It can be observed that the states of T and all the transistors from fi will not influence the functionality of the logic node F. If f3 = O and f, . G . f2 = 1 , the logic node F will be driven to Vdd. Therefore, a logic 0 detectable condition arises. If fi = 1 and f3 = 1 , it is difficult to determine the voltage value a t F since the body effects cannot be neglected for the transistors in fl . It is expensive to compute the exact output voltage under the condition that the resistance of path Vdd->F->(via f3)->Vss may have various possible values. ?b avoid the uncertainty in the derived faulty function and to maintain a manageable computation during the analysis, the circuit is assumed to function correctly. As a result, F will be driven to a logic 0. Thus, the derived faulty function is the same as eq.(a2). Though the derived faulty function is incomplete, it is sufficient to model the logic effects by setting the path Vdd->F-x->b->Vss off all the time.
Logic effects of n L n L bridges
A n G n L bridge may occur in two different ways. First, two non-logic nodes are located on the same path. This type of bridge is illustrated by the bridge <a, b> in Fig.la . Since there is a direct path from a to b, the state of T does not affect the output F. So the faulty function is easily derived as Now assume that two non-logic nodes are located on different paths. This situation is illustrated by the bridge <a, b> in Fig.2. Fig.2a depicts the case where the involved paths belong to the same block, and Fig.2b depicts the case where the involved paths belong to different blocks. The faulty paths created in Fig.2a are Vdd->F->b-xc->Vss and Vdd->F->a->b->Vss. In Fig.2b , the faulty paths are Vdd->F->a->b->Vss and Vdd->G->b-x->Vss. The only way to expose these two bridges is by setting one faulty path on while turning all the other paths including the rest of the faulty paths off. In our approach, the output voltage is computed for each faulty path to determine its logic level. There may be many possible results. One of them is that, in both cases, alk the faulty paths may cause the output voltages Vp<K,,, and V&VlOgic, which give a logic 1 detectable condition. Then the faulty functions can be expressed as F =fi .fz +f3 .fi +h + X (c2) for bridge in Fig.2a, where X = f l . fs +f3 . fz , and as for bridge in Fig.lb , where X =fi .gz and Y = g l .fz. can be derived similarly.
Logic effcek of U bridga
The analysis is conducted for two different cases. Firstly, one bridged logic node w i l l not directly fanout to another block where the bridge occurs. This situation is illustrated by the bridge d;: G> in Fig.3a . Secondly, one bridged logic node does fanout to another block where the bridge occurs.
This type of bridge is depicted in Fig.3b . In both cases, F and To cope with such a situation, the strategy used here is that the faulty paths are chosen in such a way that the output voltage can still be computed by using the simplified model. For the bridge in Fig.3b , the faulty paths chosen are Vdd->F->GL>(via g t > V s s and Viid->G>F->(via f3)->Vss. If path V&->F->a->b>Vss is supposed to be on, the output logic level is modeled as if it functions comtly. As a result, F is driven to a logic 0. By doing so, the 'real' logic effects of the fault are reflected in the derived faulty function without any uncertainty. At the meantime, the expensive computation is avoided. Surely, the modeled faulty function F is not complete. However, other faulty paths s f i c e to reflect the logic effects of the fault in the faulty functions.
Similar to the previous case, one possible result is that all the chosen faulty paths cause the output voltage Vbndg~<V&. Then the faulty function can be expressed as
For other possible results, the faulty functions can be derived accordingly. The analysis of faulty paths follows the same principle as it is done in the previous cases. One result among all possible results is that all faulty paths cause the output voltages Vc<ViOgre and V F < K~~~. Then a logic 1 detectable condition is established. Consequently, the faulty function is expressed as Similarly to the previous cases, other possible faulty functions can be derived accordingly.
To analyze the bridge <G, a> in Fig.Bb , the same strategy which is used for the analysis of the bridge <G, F> in Fig.3b is also applied. That is, for f3 = 1 , ifonly path Vdd->F->b->c ->Vss is supposed to be on, both outputs G and F are considered to be working correctly. Thus, F has a logic 0 value and G has a logic 1 value. The faulty paths chosen are Vdd->G-> a->Vss and Vdd->F->a->G->Vss. One possible result will be that all the faulty paths cause both output voltages &<QOgre and V F < Q~~~. In this case, if the faulty path Vdd->G->a->Vss is activated, that is fl .f2= 1 and g = f3 = fs = 0 , then F will be driven to Vdd. This is because G is driven to a logic 0 through the faulty path and consequently the path Vdd->F->b-x->Vss is off. Therefore, a logic 0 detectable condition is established. The faulty functions are then derived as It can be noticed that the derived faulty functions for bridges in both Fig.5a and Fig.5b are not complete since the logic effects of some faulty paths are not included. However, as it is stated during the analysis of the bridge in Fig.Sb , that the faulty paths chosen are sufficient to model the log^ behavior of each fault.
All the analysis for these bridges have been verified extensively by SPICE circuit simulation and the results match the logic modeling results presented here. Therefore, the logic representations developed are quite accurate.
IV Logic Manipulation of Opens
I
For the fatal opens, their logic effects are analyzed under three different types.
Logic effects of an open on a nL node
This type of open may occur on any nL node. Obviously, it will cause the related path to be off all the time. Assume the open #1 on node a of Fig.la . Since the path Vdd->F->a->b->Vss is off all the time, the resulting faulty function is the same as eq.(a2).
Logic effects of an open on a L node
If an open occurs on a logic node, the transistor gates to which this logic node fans in are floating. From the analysis in [lo] , it is known that if the open is permanent, then the stored charge at the floating gates will eventually leak away through the leakage path at the gate terminal to the substrate. The voltage of the floating gates will stay at the level of the substrate bias. Therefore, this type of open can be modeled as a logic node stuck at 0.
Logic effects of an open terminal in a depletion tmnsistor
The effects of this type of open are the same as the ones of the open in section 4.2 because they cause the related output node to be floating. From the analysis, this type of open can also be modeled as the corresponding logic node stuck at 0. Therefore, the faulty function can be derived as it is done for a Vss-L bridge. For instance, if the open #2 of Fig.lb occurs, the faulty function can simply be expressed as F = 0 .
V Conclusions
In this paper the logic analysis for defect induced faults in nMOS circuits is performed for a broader range of fault types. It can be observed that different faults can potentially have different effects. These effects not only depend on the circuit interconnections but also on the circuit parameters, e.g. the different transistor sizes. Therefore, the local path analysis can lead to a more accurate modeling. Since it is hard to map these faults to the corresponding stuck at faults which are the fault models used in practice, the faulty boolean functions do play a good alternative role for dynamic fault modeling. Though the analysis is done just for nMOS combinational circuits, it is very easy to extend the results to CMOS combinational circuits following the same concepts.
